A Low Flicker Noise Direct Conversion Receiver for the IEEE 802.11a Wireless LAN Standard

M.A. Abdelghany¹, A.I.A. Galal, R.K. Pokharel², H. Kanaya, and K. Yoshida

Department of Electronics, Graduate School of Information Science and Electrical Engineering, Kyushu University
Motooka 744, Nishi-ku, Fukuoka 819-0395, Japan
¹abdelghany@ysosvr3.ed.kyushu-u.ac.jp
²pokharel@ed.kyushu-u.ac.jp

Abstract — In this paper, a low flicker noise, 5 GHz Direct Conversion Receiver (DRC) has been designed utilizing Dynamic Current Injection (DCI) and tuning inductor in the mixing stage. This DRC has been designed in a TSMC 0.18 µm 1P6M CMOS process for WLAN 802.11a applications. The proposed DRC achieves 7.4 dB SSB-NF, 28 dB Conversion Gain (CG), -10 dBm IIP3, and 1/f noise corner frequency of 100KHz with 80mW power consumption from 1.8V supply voltage. The active chip area was 1.9mm². All the simulations have been performed by Cadence Spectre® simulator.

Index Terms — Front-End receiver, IEEE 802.11a, CMOS analog integrated circuits, Direct conversion receiver, flicker-noise.

I. INTRODUCTION

In the past several years, the demand for wireless LAN (WLAN) technology has grown significantly. Along with this growth in demand has come an increased interest in more than the maximum 11 Mb/s offered by the 802.11b standard. The IEEE 802.11a WLAN protocol provides data rates up to 54 Mb/s using a 20-MHz channel bandwidth in the 5-GHz unlicensed national information infrastructure (UNII) band. The data is modulated with BPSK, QPSK, 16QAM, or 64QAM, and further mapped into 52 subcarriers of an orthogonal frequency division multiplexing (OFDM) signal [1]. In order to realize WLAN 802.11a standard with CMOS analog integrated circuits, suitable receiver architecture should be selected. Direct conversion architecture is one of the best candidates to realize highly integrated solutions for wireless applications. Direct conversion, also called zero-IF, is the natural approach to downconverting a signal from RF to baseband. It translates the band of interest directly to zero frequency and employs low-pass filtering to suppress nearby interferers. Among this the DRC have a few drawbacks: flicker noise, dc offset, even-order distortion, and LO leakage [2]. Flicker noise is a critical issue in DRC design as it almost degrades the signal-to-noise ratio (SNR) and total noise figure, which results in the degradation of receiver sensitivity. Most of the flicker noise contribution comes from the mixer stage, which should be design carefully to reduce the output flicker noise. A dynamic current injection technique with a tuning inductor has been employed in the mixer design in order to reduce the output 1/f noise corner frequency.

II. RECEIVER ARCHITECTURE

The basic block-diagram for DRC receivers is illustrated in Fig. 1. The receiver comprises a Low Noise Amplifier (LNA) followed by active balun used to convert single ended LNA output to a differential signal suitable to feed the double balanced Gilbert cell mixer.

![Fig. 1. Block diagram of direct conversion receiver system.](image)

Since the quadrature I and Q channels are necessary in typical phase- and frequency-modulated signals because the two sidebands of the RF spectrum contain different information and result in irreversible corruption if they overlap each other without being separated into two phases [2], two mixers have been used to downconvert the RF signal to a quadrature BB signal. The mixer is followed by an on-chip low-pass filter to produce the necessary filtering and decrease LO and RF leakage to the output Base-Band (BB) signal. LO signal supplied to the receiver externally, but the quadrature LO signal generated on chip using a poly phase filter. A full detailed description of each block as following:

A. LNA

A resistive feedback and an inductive peaking technique is employed to achieve higher gain in the band of WLAN at 5GHz. Negative feedback resistor also improves the stability factor (K) to provide unconditional stability of the amplifier and reduce the gain sensitivity [3] [4]. Fig. 2 shows a LNA circuit.

![Fig. 2. LNA circuit.](image)
input, by proper selection of R1 value, it can helps significantly to achieve input matching with C1 and L1. Degenerative inductor L3 used for simultaneous input and noise matching.

B. Active Balun

Single-ended input LNAs are commonly used because antennas and RF filters usually produce single ended signals. On the other hand, differential signaling in the receive chain is preferred in order to reduce second order distortion and to reject power supply and substrate noise. Thus, at some point in the receive chain a balun is needed to convert the single-ended RF signal into a differential signal [5]. Fig. 3 shows the circuit diagram for the active balun. The input signal is amplified via two paths, a non-inverting Common Gate (CG) path, M3 and R3 with L4 as load, and an inverting Common Source (CS) path, M4 with inductive load L5. The voltage gains of these two paths are designed to be equal, giving the balun function.

\[ \angle S_{21} \text{CS} \cdot (\angle S_{21}) \text{CG} = \tan^{-1} \left( \frac{-g_{m} \omega C_{gs} Z_{0}^{2}}{1 + g_{m} \omega C_{gs} Z_{0}^{2}} \right) \]  

where \( Z_{0} \) is the characteristic impedance termination (50Ω). By proper sizing and biasing of M3 and M4, the phase mismatch can be minimized for the band of interest. This balun has broad band performance and low power consumption. Fig. 4 shows the phase and amplitude mismatch over the full band. It is clear that the active balun circuit exhibits less than 0.4dB of amplitude mismatch and less than 2° degree of phase mismatch around the 5 GHz band.

C. Poly-phase filter

A poly-phase filter can be used for generation of the four-phase orthogonal LO signals with phases of 0⁰/90⁰/180⁰/270⁰ around 5GHz pole. A poly-phase filter is a symmetric RC network that decomposes its inputs and outputs into different phases symmetrically. A simple differential-to-quadrature poly-phase filter is shown in Fig. 5. The passing frequency is defined by a single RC pole as [7]:

\[ f_{0} = 1/(2\pi RC) \]  

A differential LO signal connected to the chip using five contacts Air Coplanar Probe (GSGSG) with 100μm pitch for measurement purpose.

III. HIGHLY LINEAR LOW Flicker NOISE DOUBLE BALANCED GILBERT CELL MIXER

In the proposed mixer design, two important issues have been considered significantly, one is the flicker noise at the mixer output; the other is the mixer linearity.

A. Flicker Noise Mechanisms in Gilbert Cell Mixers

Flicker noise has a great effect in mixer circuits while the other RF circuits don’t affected by the flicker noise, such as low noise amplifiers (LNA), since its operating frequency is much higher than the flicker noise corner frequency [8], but in the mixers, the case is different, because the flicker noise lies in the output band of the mixer, specially, Zero-IF receivers.

Mainly there are two major mechanisms that generate the flicker noise of the switching pair devices M9-M12. The first one is the direct mechanism, due to the finite slope of the switching pair transitions. In order to decrease flicker noise in the direct mechanism, the size of the switching pairs needs to be increased, and large switching devices increase the parasitic capacitance of the switching pairs, resulting in the flicker noise indirectly translating to the output. The second mechanism that generates flicker-noise is the indirect mechanism, flicker-noise mainly depends on the tail capacitance (\( C_{p} \)) at the node between the LO switches and RF transconducance stage [9]. In order to decrease the flicker noise in CMOS active mixers, the bias current of the local oscillator (LO) switches should be small enough to lower the height of the noise pulses.
Intermodulation distortion in the mixer greatly affects the dynamic range of most communication systems. Therefore, the mixer determines the achievable second-order input intercept point (IIP2) and third-order input intercept point (IIP3) of the receiver. In CMOS downconversion mixers, there are several mechanisms which generate intermodulation distortion [13]: self-mixing, transistor nonlinearity, switching pairs nonlinearity, and mismatch in load resistors. Due to coupling into the local oscillator port, the RF signals self-mix. Self-mixing can be significantly reduced by means of layout techniques which decrease coupling effects between the RF and LO signals. Active devices inherently generate second-order intermodulation distortion components because they have nonlinearities in the I-V characteristic. Several linearization methods have been proposed for high linear CMOS mixers, one of the successful linearization techniques is the derivative superposition (DS) technique [12]. This method cancels the negative third order nonlinearity of the MOSFET’s dc transfer characteristic $g_{ds}$, where $g_{ds}$ is the third order variation of the drain current with $V_{gs}$ voltage($\partial^3 i_d / \partial V_{gs}^3$), by paralleling the auxiliary MOSFETs, M7 and M8, biased near the weak inversion region with the positive $g_{ds}$, as shown in Fig. 8. The mixer circuit followed by an on-chip LPF to filter-out the adjacent channels interferer and reduce the LO and RF leakage to the BB signal.

IV. SIMULATION RESULTS

Fig. 9 shows the layout of the proposed direct conversion receiver. The chip has been design using TSMC 0.18µm 1P6M CMOS technology. The total chip die area including pads is 1.9mm². All the simulations had been done using Cadence Spectre® simulator.

![Fig. 9](image)

The core circuit draws 44.7mA from 1.8V supply voltage. Fig. 10 shows the simulated power gain over the band in WLAN, the DRC achieves 28dB maximum conversion gain. The input return loss of RF port is less than -17dB @ 5GHz as shown in Fig. 11. The proposed receiver achieves high IIP3 compared to the low power consumption, the IIP3 of the receiver equal to -10dBm @ LO power of -5 dBm, IIP3 curve shown in Fig. 12. Table 1 shows the summary of the proposed receiver performance.

VI. CONCLUSION

A low flicker noise highly linear direct conversion receiver for WLAN 11.802a has been proposed and simulated using TSMC 0.18µm technology. The receiver shows a high third order intercept point of -10dBm with 80mW power.
consumption and 100KHz flicker noise corner frequency by using a dynamic current injection and derivative superposition techniques. The receiver achieves a 28dB conversion gain and 7.4dB SSB-NF at -5dBm LO power. The receiver consumes 80mW power with 1.8V supply.

**TABLE I**

<table>
<thead>
<tr>
<th>Summary of Receiver Performance</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input Freq.</td>
</tr>
<tr>
<td>Noise Figure (SSB)</td>
</tr>
<tr>
<td>IIP3</td>
</tr>
<tr>
<td>Conversion Gain</td>
</tr>
<tr>
<td>LO Power Input Power</td>
</tr>
<tr>
<td>Return Loss</td>
</tr>
<tr>
<td>1/f Corner Frequency</td>
</tr>
<tr>
<td>Power Dissipation</td>
</tr>
<tr>
<td>Technology</td>
</tr>
<tr>
<td>Die Area</td>
</tr>
</tbody>
</table>

**REFERENCES**


